United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/675,129	09/30/2003	Matthias A. Blumrich	YOR920030236US2 (16773)	5707
STEVEN FISCHMAN, ESQ. SCULLY, SCOTT, MURPHY AND PRESSER			EXAMINER	
			CHOI, EUNSOOK	
400 Garden Cit Garden City, N			ART UNIT	PAPER NUMBER
3,			2609	
	•		MAIL DATE	DELIVERY MODE
			07/25/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
Office Autient Comment	10/675,129	BLUMRICH ET AL.				
Office Action Summary	Examiner	Art Unit				
	Eunsook Choi	2609				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	I. lely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on 30 Se	entember 2003	•				
<u> </u>	action is non-final.					
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-41</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-41</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	r election requirement.					
Application Papers	,					
		•				
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>30 September 2003</u> is/are: a)⊠ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) All b) Some * c) None of:						
1. Certified copies of the priority documents	s have been received					
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
	•					
		•				
Attachment(s)						
1) Motice of References Cited (PTO-892) 2) D Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Ll Interview Summary Paper No(s)/Mail Da					
3) Information Disclosure Statement(s) (PTO/SB/08) Taper Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) Notice of Informal Patent Application						
Paper No(s)/Mail Date 6) Other:						

DETAILED ACTION

Specification

1. The disclosure is objected to because of the following informalities: Paragraph 48 has a missing co-pending US Patent application number. Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1, 5, 6, 7, 9, 26, 29, 30, and 31 are rejected under 35 U.S.C. 102(b) as being anticipated by Carvey (US PGPUB 20020051427, hereinafter Carvey).

Regarding claim 1, Carvey teaches a Gamma graph fabric requiring one hop to traverse the fabric (a one-bounce data network). Five of the switch ports are configured as access links and as fabric links (interconnected to each other via communication

links). Carvey further teaches the switch can couple to switches (a plurality of nodes) of adjacent fabric routers by links which fan into and out of the switch. A switch can also forward at least portions of data packets to at least one traffic manager (an arbitrary bounce switch) or to switches (the destination switch) of the adjacent switching nodes (a message is communicated between any two switches passes over a single link from a source switch to a destination switch; and, the source switch concurrently sends a message to an arbitrary bounce switch which then sends the message to the destination switch) (See Fig. 4B, Paragraphs 16 and 51, Carvey).

Regarding claim 26, Carvey teaches a Gamma graph fabric requiring one hop to traverse the fabric (a one-bounce data network). Five of the switch ports are configured as access links and as fabric links (interconnected to each other via communication links). Carvey further teaches the switch can couple to switches (a plurality of interconnected switch devices) of adjacent fabric routers by links which fan into and out of the switch. A switch can also forward at least portions of data packets to at least one traffic manager (an arbitrary bounce switch) or to switches (the destination switch) of the adjacent switching nodes (A message communicated between any two switches passes over a single link from a source switch to destination switch said method comprising the steps of concurrently communicating a message from said source switch to an arbitrary other switch, and communicating the message from the arbitrary other switch to the destination switch) (See Fig. 4B, Paragraphs 16 and 51, Carvey).

Regarding claims 5 and 29, Carvey teaches a packet is received by the Traffic Manager, which appends a fabric header to the packet specifying each hop through the fabric to the packet destination as well as a hop count. The hop count indicates the relative number of hops remaining to a binding node that allows packets to transition into the target egress based virtual network (the network is packet-based, a packet to be communicated includes means for indicating whether a packet has already bounced or not) (See Paragraph 103 and FIG. 11A, Carvey).

Regarding claims 6 and 30, Carvey teaches a packet arrives from an external link on fabric ingress port lane of node 52 (the packet is injected into the network). The packet is received by the Traffic Manager, which appends a fabric header to the packet specifying each hop through the fabric to the packet destination as well as a hop count (a bounce bit in a packet header that is reset). The hop count indicates the relative number of hops remaining to a binding node that allows packets to transition into the target egress based virtual network (set when the packet is bounced to said arbitrary other switch, a set bounce bit indicating that the packet can only go to the destination switch) (See Paragraph 103 and FIG. 11A, Carvey).

Regarding claims 7 and 31, Carvey teaches EgressController injects the packet into one of the managed SBT Segments corresponding to the packet source. The selected SBT Segment originates a source based tunnel to a binding node endpoint (the identified direct router is not the router of a destination node). Assuming that the

Application/Control Number: 10/675,129

Art Unit: 2609

fabric header specifies a path encompassing nodes 53, 54, 55, etc. (to specify a particular bounce switch and) and a remaining hop count of 3 (setting the bounce bit in the packet header and specifying a direct router identifier), the packet will be injected into an SBT Segment corresponding to a remaining hop count of 3, a path corresponding to binding node 54. Carvey further teaches a packet arrives from an external link on fabric ingress port (the packet is bounced over an external link to the identified direct router) (See Fig. 11A and Paragraphs 103 & 105, Carvey).

Regarding claim 9, Carvey teaches a series of tables illustrating the adjacencies for each node within the Gamma graph of FIG. 5A. Since the fabric diameter is two, any destination node can be reached by any source node within two hops (Fig 5A and 5B, Carvey). A packet is received by the Traffic Manager, which appends a fabric header to the packet specifying each hop through the fabric to the packet destination as well as a hop count. As a packet traverses the egress based tunnel originating from a node, it may be temporarily queued in packet queues corresponding to the packet destination and the number of remaining hops to reach it (said bounce bit is set before injecting a packet into the network, such that said packet is guaranteed not to bounce, said packet injected for communication on an injection channel in an injection switch and delivered to the destination channel on the destination switch) (See Paragraph 53, 103 and 110, Carvey). Carvey further teaches the segment Identification Number provides a mechanism for EgressController to maintain the order of packets (a delivery being in order across the network) (See Paragraph 173, Carvey).

4. Claims 22, 23, and 24 are rejected under 35 U.S.C. 102(b) as being anticipated by Passint (US Patent 6101181, hereinafter Passint).

Regarding claim 22, Passint teaches a system having 128 nodes interconnected with 64 router chips in a double bristled torus topology (each router connected to a single node). There are four X dimension PC router boards (a plurality of cards) in each of four cabinets. As indicated, there are four locations within the X dimensions, four locations within the Y dimension, and four locations within the Z dimension resulting in a 4.times.4.times.4 torus topology (each card including 64 routers as a 4*4*4 torus network) (See Fig. 12 and Col. 9 Lines 50-63, Passint).

Regarding claim 23, Passint teaches the limitations for claim 22 as applied above. Passint teaches four X dimension PC router boards (a plurality of cards) in each of four cabinets. There are four locations within the X dimensions, four locations within the Y dimension, and four locations within the Z dimension resulting in a 4.times.4.times.4 torus topology (a rack-level one-bounce network with each card connected by 4 rack-level links to each other card in its rack). Passint further teaches four routers are connected on the router board to form a torus connection of four routers in the X-dimension. The X-dimension does not scale beyond four connections. The four remaining ports of each router chip are connected between router chips to form the Y and Z dimensions for the torus topologies used in larger systems. Figures 13-17 shows

expanding the Y and Z dimensions (a rack unit comprises 16 cards) (See Col. 9 Line 27-Col. 10 Line 60, Passint).

Regarding claim 24, Passint teaches the limitations for claim 23 as applied above. Passint teaches four X dimension PC router boards in each of four cabinets. There are four locations within the X dimensions, four locations within the Y dimension, and four locations within the Z dimension resulting in a 4.times.4.times.4 torus topology. Passint further teaches four routers are connected on the router board to form a torus connection of four routers in the X-dimension. The X-dimension does not scale beyond four connections. The four remaining ports of each router chip are connected between router chips to form the Y and Z dimensions for the torus topologies used in larger systems. Figures 13-17 shows expanding the Y and Z dimensions (comprising 64 racks, the 64 racks in the machine being connected as a machine-level one-bounce network with each rack connected by 16 machine-level links to each other rack) (See Col. 9 Line 27-Col. 10 Line 60, Passint).

5. Claim 25 is rejected under 35 U.S.C. 102(e) as being anticipated by Liao (US PGPUB 20030123459, hereinafter Liao).

Regarding claim 25, Liao teaches a hardware mechanism for concurrent matching of multiple fields. For each dimensional matching this scheme does a binary search on projections of regions on each dimension to find the best match region (a distributed-memory computer configured as a binary one-bounce network). A bit-level parallelism scheme is used to solve the crossproducing problem among dimensions.

Application/Control Number: 10/675,129

Page 8

Art Unit: 2609

The memory size required by this scheme grows quadratically and memory bandwidth grows linearly with the size of the rule set (double the link bandwidth compared to bandwidth at a next lower level) (See Paragraph 30 Liao). Liao further teaches the concept of the Patricia tree (a L-level of said network having L links at each router) to reduce the search space. A bit pattern having a single wild card will require 2 leaf nodes while a bit pattern with n wild cards will need 2.sup.n leaf nodes to expand (a total number of 2.sup.x routers wherein x=2.sup.(L-1)) (see Paragraph 30 and 78 Liao).

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

3. Claims 2, 3, 27, and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carvey (US PGPUB 20020051427) in view of Perlman (US Patent 6813643, Hereinafter Perlman).

Regarding claim 2 and 27, Carvey teaches the limitations of claims 1 and 26 as applied above. Carvey teaches the switch can couple to switches of adjacent fabric routers by links which fan into and out of the switch (all the switches in the network are paired and simultaneously communicate) in Paragraph 16 and Fig. 4B. However, Carvey does not expressly teach each pair communicates at half the aggregate bandwidth of all the links from a switch each switch of a pair, one-half of the bandwidth serves the bounce message of the other switch of said pair. Perlman, in the same field of endeavor, teaches the bandwidth allocation in Fig. 3 for data/content transmitted over cable provider networks is represented by bandwidth allocation, with approximately 1/2 of the available bandwidth being allocated to analog transmissions and the majority of the remaining 1/2 being consumed by standard digital transmissions (See Col. 5 Lines 14-19, Perlman). It would have been obvious for one having ordinary skill in the art at the time of the invention was made to have each pair communicates at half the aggregate bandwidth, one-half of the bandwidth serves the bounce message of the other switch because the overall quality of service to the end user will improve (See Col. 5 Lines 13-14, Perlman).

Regarding claims 3 and 28, Carvey and Perlman teach the limitations of claims 2 and 27 as applied above. Carvey teaches a single X12 port can be implemented (i.e.,

twelve 2 Gb/s segments transferring data in parallel in both directions) (the effective bandwidth from each switch increases from one up to all the aggregate bandwidth of all the links from the switch as a number of switches comprising a group increases in number, the largest group comprising all the switches of the network) (See Paragraph Carvey).

4. Claims 8, 32, and 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carvey (US PGPUB 20020051427) in view of Passint et al. (US Patent 6101181, Hereinafter Passint).

Regarding claims 8 and 32, Carvey teaches limitations for claims 1 and 30 as applied above. Carvey teaches increased fabric bandwidth and scalability, while also preventing deadlock and tree saturation regardless of fabric size (provide a single deadlock-free channel across the switches rendering said network as deadlock free) (See Paragraph 68, Carvey). However, Carvey does not expressly teach independent channels for communicating message traffic internal to said switch. Passint, in the same field of endeavor, teaches each type of virtual channel has virtual channel buffers assigned to each physical communication link and is capable of storing messages communicated between the processing element nodes over the physical communication links. The virtual channel assignment mechanism assigns an output next virtual channel number for determining the type of virtual channel to be used for routing from a next router along a given route. The next virtual channel number is assigned based on the lookup table virtual channel number and an input next virtual channel number received

from a previous router along the given route (See Col 3, Lines 57-67, Passint) It would have been obvious for one having ordinary skill in the art at the time of the invention was made to use independent channels for communicating message traffic internal to said switch in order to avoid deadlock and to reduce network congestion (See Col. 3, Lines 26-28, Passint).

Regarding claim 33, Carvey and Passint teach the limitations for claim 32 as applied above. Carvey teaches a series of tables illustrating the adjacencies for each node within the Gamma graph of FIG. 5A. Since the fabric diameter is two, any destination node can be reached by any source node within two hops (Fig 5A and 5B, Carvey). A packet is received by the Traffic Manager, which appends a fabric header to the packet specifying each hop through the fabric to the packet destination as well as a hop count. As a packet traverses the egress based tunnel originating from a node, it may be temporarily queued in packet queues corresponding to the packet destination and the number of remaining hops to reach it (said bounce bit before injecting a packet into the network, such that said packet is guaranteed not to bounce, said packet injected for communication on an injection channel in an injection switch and delivered to the destination channel on the destination switch, a delivery being in order across the network) (See Paragraph 53, 103 and 110, Carvey). Carvey further teaches the segment Identification Number provides a mechanism for EgressController to maintain the order of packets (a delivery being in order across the network) (See Paragraph 173, Carvey).

5. Claims 4, 10,11, 14, 17, 18, and 34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carvey (US PGPUB 20020051427) in view of Jaber et al. (US Patent 7173912, hereinafter Jaber).

Regarding claim 4, Carvey teaches the limitations for claim 1 as applied above. However, Carvey does not expressly teach the network is circuit-switched. Jaber, in the same field of endeavor, teaches Circuit-switch networks such as plain old telephone service (POTS) utilize transmission paths dedicated to specific users for the duration of a call and employ continuous, fixed-bandwidth transmission (See Col. 1 Lines 20-26 Jaber). It would have been obvious for one having ordinary skill in the art at the time of the invention was made to have a circuit-switched network because telecommunication networks transport voice and data according to a variety of standards and using a variety of technologies (See Col. 1 Lines 20-23 Jaber).

Regarding claims 10 and 34, Carvey teaches a two-dimensional torus array network which may serve as a fabric. The fabric is composed of a number of nodes, referred to as fabric routers, which are interconnected by fabric links. A fabric connects a group of external links (a switch comprises one or more routers, and external links, a router may have zero, one or more external links) (See Paragraph 3, Carvey). However, Carvey does not expressly teach internal links. Jaber, in the same field of endeavor, teaches one or more receiver-transceiver pairs (RPT) and a processing system interconnected by an internal Ethernet connection. Each RTP includes one or more

internal interfaces and one or more external interfaces (See Col 5. Line 49-56, Jaber). It would have been obvious for one having ordinary skill in the art at the time of the invention was made to have a switch comprising external links and internal links to transmit packets to the destination from the source (See Col 1, Lines 40-42, Jaber).

Regarding claim 11, Carvey and Jaber teach the limitations of claims 10 as applied above. However, Carvey does not expressly teach the internal links may have differing bandwidths within a given switch. Jaber teaches optimizing bandwidth usage (See Col. 3 Line 49-Col.4 Line 4, Jaber). Jaber further teaches an internal topology of a node within a network provides class of service (CoS) capabilities to support voice, video, and other real-time or time-sensitive applications. All IP packets are mapped to one of three priority levels as they enter the transport network. The guaranteed traffic has reserved bandwidth and is guaranteed to be transported within a defined time delay (See Col 4 Lines 5-21, Jaber). It would have been obvious to one having ordinary skill in the art at the time of the invention was made to have differing bandwidths of internal links within a given switch to be able to deliver time-sensitive traffic within tight time constraints by delaying and/or dropping best effort traffic and other low priority traffic (See Col 4 Lines 5-21, Jaber).

Regarding claim 14, Carvey and Jaber teach the limitations of claim 10 as applied above. Carvey teaches each Traffic Manager has a bus interface to the external links of the fabric exterior (serves the external links). Although there is substantial

motivation for providing an external interface which conforms with some industry standard bus, the links interconnecting switches to other switches (i.e. fabric links) and the links interconnecting switches to Traffic Managers (i.e. access links) (serving the nodes of the switch) need not conform with an industry standard. The links can be optimized to incorporate mechanisms for implementing wormhole routing and avoiding tree saturation as these features are useful only on intra fabric links (See Paragraph 84, Carvey).

Regarding claim 17, Carvey and Jaber teach the limitations of claim 10 as applied above. Carvey teaches a two dimensional torus array network which may serve as a fabric (said network is internally a multi-dimensional torus network) (See Paragraph 3, Carvey).

Regarding claim 18, Carvey and Jaber teach the limitations of claims 10 as applied above. Carvey teaches a two dimensional torus array network which may serve as a fabric (said network is internally a multi-dimensional switch network) (See Paragraph 3, Carvey).

6. Claims 12, 13, 35, and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carvey (US PGPUB 20020051427) as modified by Jaber et al. (US Patent 7173912,) and applied to claim 10 above, and in further view of O'Toole et al. (US Patent 7185077, hereinafter O'Toole).

Regarding claim 12, Carvey and Jaber teach limitations for claim 10. However, Carvey and Jaber do not expressly teach the external links have different bandwidths

within a given switch. O'Toole, in the same field of endeavor, discloses the graphs generated by Georgia Tech Internet work Topology Models with bandwidth information. Links internal to the transit domains were assigned a bandwidth of 45 Mbits's, edges connecting stub networks to the transit domains were assigned 1.5 Mbits's, finally, in the local stub domain, edges were assigned 100 Mbit's (See Col. 30, Lines 43-51 O'Toole). It would have been obvious to one having ordinary skill in the art at the time of the invention was made to have different bandwidth on the external links within a switch because these are commonly used network technology: T3s, T1s, and Fast Ethernet. All measurements are averages over the five generated topologies (Fig. 1, Col. 30 Lines 43-51 O'Toole).

Regarding claim 13, Carvey and Jaber teach the limitations of claim 10 as applied above. Jaber teaches the aggregated bandwidth for internal interfaces 104 is 4X155M and the bandwidth for each of four external interfaces 106 is 155M (matching the aggregate performance of the internal and external links) (See Fig. 4 and Col. 5 Lines 48-58 Jaber). However, Carvey and Jaber do not expressly teach the external links have different bandwidths within a given switch. O'Toole discloses the graphs generated by Georgia Tech Internet work Topology Models with bandwidth information. Links internal to the transit domains were assigned a bandwidth of 45 Mbits's, edges connecting stub networks to the transit domains were assigned 1.5 Mbits's, finally, in the local stub domain, edges were assigned 100 Mbit's (See Col. 30, Lines 43-51 O'Toole). It would have been obvious to one having ordinary skill in the art at the time of the

Jaber).

invention was made to have different bandwidth on the external links within a switch matching the aggregate performance of the internal and external links because these are commonly used network technology (Fig. 1, Col. 30 Lines 43-51 O'Toole) and to be able to deliver packets via high and/or low speed interfaces (See Col 6 Lines 14-55,

Regarding claim 35, Carvey and Jaber teach limitations for claim 34. Jaber teaches optimizing bandwidth usage (See Col. 3 Line 49-Col.4 Line 4, Jaber). Jaber teaches an internal topology of a node within a network provides class of service (CoS) capabilities to support voice, video, and other real-time or time-sensitive applications. All IP packets are mapped to one of three priority levels as they enter the transport network. The guaranteed traffic has reserved bandwidth and is guaranteed to be transported within a defined time delay (internal links have differing bandwidths) (See Col 4 Lines 5-21, Jaber). Jaber further teaches the aggregated bandwidth for internal interfaces 104 is 4X155M and the bandwidth for each of four external interfaces 106 is 155M (matching the aggregate performance of the internal and external links) (See Fig. 4 and Col. 5 Lines 48-58 Jaber). However, Carvey and Jaber do not expressly teach the external links have different bandwidths within a given switch. O'Toole discloses the graphs generated by Georgia Tech Internet work Topology Models with bandwidth information. Links internal to the transit domains were assigned a bandwidth of 45 Mbits's, edges connecting stub networks to the transit domains were assigned 1.5 Mbits's, finally, in the local stub domain, edges were assigned 100 Mbit's (See Col. 30,

Lines 43-51 O'Toole). It would have been obvious to one having ordinary skill in the art at the time of the invention was made to have different bandwidth on the external links within a switch because these are commonly used network technology: T3s, T1s, and Fast Ethernet. All measurements are averages over the five generated topologies (Fig. 1, Col. 30 Lines 43-51 O'Toole).

Regarding claim 36, Carvey and Jaber teach the limitations of claims 35 as applied above. Carvey teaches each Traffic Manager has a bus interface to the external links of the fabric exterior (serves the external links). Although there is substantial motivation for providing an external interface which conforms with some industry standard bus, the links interconnecting switches to other switches (i.e. fabric links) and the links interconnecting switches to Traffic Managers (i.e. access links) (serving the nodes of the switch) need not conform with an industry standard. The links can be optimized to incorporate mechanisms for implementing wormhole routing and avoiding tree saturation as these features are useful only on intra fabric links (See Paragraph 84, Carvey).

7. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Carvey (US PGPUB 20020051427) as modified by Jaber et al. (US Patent 7173912) and applied to claim 10 above, and in further view of Shin et al. (US PGPUB 20030076833, hereinafter Shin).

Regarding claim 15, Carvey and Jaber teach the limitations of claim 10. Jaber teaches the transport router 60 includes geographically distributed ports 34 connected to external routers 14. The external ports 34 form a port group 50 with point-tomultipoint connectivity between the ports 34 as externally represented by the router 80 (a first group of routers serving the external links) (See Fig. 2 and Col 5 Lines 22-29, Jaber). However, Carvey and Jaber do not expressly teach a second group of routers serving the nodes of the switch. Shin, in the same field of endeavor, teaches the steps of searching edge nodes within peer groups and defining the edge nodes reflected in internal links as ports of complex nodes, identifying parameters defining the state of each of the ports, and constructing radius, exception, and bypass for the identified parameters (group of routers serving the nodes of the switch) (See Paragraph 12 Shin). It would have been obvious to one having ordinary skill in the art at the time of the invention was made to a first group of internal routers serving the external links and a second group of routers serving the nodes of the switch in order to select a connection path by reducing node information by use of complex node representation properly reflecting the characteristics of nodes and links within the peer groups (See Paragraph 11, Shin).

8. Claims 37 and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carvey (US PGPUB 20020051427) as modified by Jaber et al. (US Patent 7173912,) and O'Toole et al. (US Patent 7185077) and applied to claim 35 above, and in further view of Shin et al. (US PGPUB 20030076833, hereinafter Shin).

Regarding claim 37, Carvey, Jaber, and O'Toole teach the limitations of claims 35. Jaber teaches the transport router 60 includes geographically distributed ports 34 connected to external routers 14. The external ports 34 form a port group 50 with pointto-multipoint connectivity between the ports 34 as externally represented by the router 80 (a first group of routers serving the external links) (See Fig. 2 and Col 5 Lines 22-29, Jaber). However, Carvey, Jaber, and O'Toole do not expressly teach a second group of routers serving the nodes of the switch. Shin, in the same field of endeavor, teaches the steps of searching edge nodes within peer groups and defining the edge nodes reflected in internal links as ports of complex nodes, identifying parameters defining the state of each of the ports, and constructing radius, exception, and bypass for the identified parameters (group of routers serving the nodes of the switch) (See Paragraph 12 Shin). It would have been obvious to one having ordinary skill in the art at the time of the invention was made to a first group of internal routers serving the external links and a second group of routers serving the nodes of the switch in order to select a connection path by reducing node information by use of complex node representation properly reflecting the characteristics of nodes and links within the peer groups (See Paragraph 11, Shin).

Regarding claim 39, Carvey, Jaber, O'Toole, and Shin teach the limitations of claims 37 as applied above. Carvey teaches a two dimensional torus array network which may serve as a fabric (said network is internally a multi-dimensional torus network) (See Paragraph 3, Carvey).

9. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Carvey (US PGPUB 20020051427) as modified by Jaber et al. (US Patent 7173912) and applied to claim 10 above, and in further view of Hardwick (US Patent 6292822, hereinafter Hardwick).

Regarding claim 16, Carvey and Jaber teach the limitations of claim 10. Carvey teaches each Traffic Manager has a bus interface to the external links of the fabric exterior (the external links). Although there is substantial motivation for providing an external interface which conforms with some industry standard bus, the links interconnecting switches to other switches (i.e. fabric links) and the links interconnecting switches to Traffic Managers (i.e. access links) (internal link) need not conform with an industry standard. The links can be optimized to incorporate mechanisms for implementing wormhole routing and avoiding tree saturation as these features are useful only on intra fabric links (Paragraph 84, Carvey). However, Carvey and Jaber do not expressly teach said network is configured to perform all-to-all messaging each router is configured with internal links having twice the bandwidth of the external link. Hardwick, in the same field of endeavor, teaches for most interconnection network topologies, more bisection bandwidth is available in smaller subsections of the network than is available across the network as a whole, and latency may also be lower due to fewer hops between processors. Also, collective communication constructs in a message-passing layer typically also have a dependency on the number of processors involved. For example, barriers, reductions and scans are typically implemented as a

virtual tree of processors, resulting in a latency of O(log P), while the latency of all-to-all communication constructs has a term proportional to P, corresponding to the point-to-point messages on which the construct is built (See Col 11 Lines 32-58 Hardwick). It would have been obvious to one having ordinary skill in the art at the time of the invention was made to perform all-to-all messaging, each router is configured with internal links having twice the bandwidth of the external link in order to implement load balancing to distribute processing workload to available processors in a parallel computer (See Abstract, Hardwick).

10. Claim 38 is rejected under 35 U.S.C. 103(a) as being unpatentable over Carvey (US PGPUB 20020051427) as modified by Jaber (US Patent 7173912) and O'Toole (US Patent 7185077) and applied to claim 35 above, and in further view of Hardwick (US Patent 6292822, hereinafter Hardwick).

Regarding claim 38, Carvey, Jaber, and O'Toole teach the limitations of claim 35. Carvey teaches each Traffic Manager has a bus interface to the external links of the fabric exterior (the external links). Although there is substantial motivation for providing an external interface which conforms with some industry standard bus, the links interconnecting switches to other switches (i.e. fabric links) and the links interconnecting switches to Traffic Managers (i.e. access links) (internal link) need not conform with an industry standard. The links can be optimized to incorporate mechanisms for implementing wormhole routing and avoiding tree saturation as these features are useful only on intra fabric links (See Paragraph 84, Carvey). However, Carvey, Jaber,

Application/Control Number: 10/675,129

Art Unit: 2609

and O'Toole do not expressly teach said network is configured to perform all-to-all messaging each router is configured with internal links having twice the bandwidth of the external link. Hardwick, in the same field of endeavor, teaches for most interconnection network topologies, more bisection bandwidth is available in smaller subsections of the network than is available across the network as a whole, and latency may also be lower due to fewer hops between processors. Also, collective communication constructs in a message-passing layer typically also have a dependency on the number of processors involved. For example, barriers, reductions and scans are typically implemented as a virtual tree of processors, resulting in a latency of O(log P), while the latency of all-to-all communication constructs has a term proportional to P. corresponding to the point-to-point messages on which the construct is built (See Col 11 Lines 32-58 Hardwick). It would have been obvious to one having ordinary skill in the art at the time of the invention was made to perform all-to-all messaging, each router is configured with internal links having twice the bandwidth of the external link in order to implement load balancing to distribute processing workload to available processors in a parallel computer (See Abstract, Hardwick).

Page 22

11. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Carvey (US PGPUB 20020051427) as modified by Jaber et al. (US Patent 7173912.) and applied to claim 10 above, and in further view of Frank et al. (US Patent 20020131409, hereinafter Frank).

Regarding claim 19, Carvey and Jaber teach the limitations of claim 10 as applied above. However, Carvey and Jaber do not expressly teaches a network configured as one of: multi-level bounce network. Frank, in the same field of endeavor, teaches Self-healing multi-level telecommunications network in Fig. 1. It would have been obvious to one having ordinary skill in the art at the time of the invention was made to configure a network as one of: a single-level, two-level or multi-level bounce network in order to eliminate backhaul, deliver high bandwidth capacity, and reliably supports a high quality voice broadband network in a cost efficient manner (See Abstract, Frank).

12. Claims 20, 21, and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carvey (US PGPUB 20020051427) as modified by Jaber et al. (US Patent 7173912) and applied to claims 10 and 34 above, and in further view of Saleh et al. (US PGPUB 20030031127, hereinafter Saleh).

Regarding claim 20 and 40, Carvey and Jaber teach the limitations of claims 10 and 34 as applied above. Carvey teaches the IngressController receiving the packet (injecting a packet on the network) selects a tunnel segment from information in the packet header and the fabric header prefixed to the packet. According to one embodiment, each EBT Segment is associated with an egress port lane identifier and a remaining hop count to the destination node serving the target egress port lane. The packet header provides the packet destination identifier, such as egress port lane EPL1, while the hop count and target destination node can be determined from the fabric

header (said router implementing means for determining a direct router on the injection switch with an external link to the destination switch based on said destination node identifier specified) (See Paragraph 90 Carvey). However, Carvey and Jaber do not expressly teach injecting a unicast packet. Saleh, in the same field of endeavor, teaches a method of restoring a virtual path using dynamic unicast(See Paragraph 24 Saleh). It would have been obvious to one having ordinary skill in the art at the time of the invention was made to inject a unicast packet in order to guarantee restoration of the virtual path by creating a new physical path and provisioning the virtual path on the new physical path (See Paragraph 24 Saleh).

Regarding claims 21 and 41, Carvey, Jaber, and Saleh teach the limitations of claims 20 and 40 as applied above. Carvey teaches the IngressController receiving the selects a tunnel segment from information in the packet header and the fabric header prefixed to the packet. According to one embodiment, each EBT Segment is associated with an egress port lane identifier and a remaining hop count to the destination node serving the target egress port lane. The packet header provides the packet destination identifier, such as egress port lane EPL1, while the hop count and target destination node can be determined from the fabric header (said direct router identifier is used within the injection switch to route a packet along internal links to said direct router having an external link to a destination switch, a packet possibly encountering other routers en route to said direct router) (See Paragraph 90 Carvey). Carvey further teaches the algorithm is guaranteed not to deadlock because buffer, FIR FIFO, and lane

resources are allocated by hop number (wherein an adaptive routing means at a router determines if a packet being routed should be bounced to another switch at each router encountered having one or more external links to other switches, and upon determining a packet is to be bounced, setting said bounce bit) (See Paragraph 188 Carvey).

Conclusion

13. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Herz et al. (US PGPUB 20030153338) discloses that allocation of available network resources (i.e., bandwidth and processing) needed to achieve the most optimally resource efficient communications pathway configurations for the totality of communications.

Rabie et al. (US PGPUB 20030076829) discloses in FIG. 4, the hybrid model in which multiple pools are used, two bandwidth pools 50, 52 are assigned different service categories, as well as a portion of the link capacity (e.g. pool 50 services CBR and rt-VBR traffic and is assigned 30% of the link capacity, while pool 52 services nrtVBR, ABR and UBR traffic and is assigned 70% of the link capacity).

Calamvokis (US Patent 5592476) teaches external input/output ports on one Adapter card may consist of any combination of links provided the bandwidth of these links sums to less than the switch core port speed (Col. 9 Line 23-32, Calamvokis).

Nomura (US PGPub 20020103924) discloses the aggregation of bandwidth is considered for allocating bandwidth in the inter-site connection network.

Feitelson (Non Patent Literature on the internet) teaches binary network with n dimension in the slide for Hypercubes

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eunsook Choi whose telephone number is 571-270-1822. The examiner can normally be reached on Monday-Friday 7:30-5:00 EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Charles Garber can be reached on 571-272-2194. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

7/22/2007

CHARLES D. GARBER SUPERVISORY PATENT EXAMINER